Introduction
To reduce the power consumption of recent analog circuits, the current-reuse systems have been developed [1] . A current-reuse system example consists of a voltage down converter (VDC), stacked analog blocks (L1 and L2) and level-keepers (LK), as shown in Fig. 1(a) . Since the current efficiency of the traditional VDCs decreases with output-level falling, the current-mirror type level-keepers (see Fig. 1 (b)) to drive a half-level have been reported for logic and memories [2] - [3] . However, it is difficult to use the conventional level-keepers in analog applications, because of their high output-impedances. In this paper, we report a new level-keeper design for analog applications, whose design keys are 1) two-path feed-back, 2) vertical MOSFET with back bias effect free. The designed level-keeper has excellent features, such as a low output-impedance, a wide tunable range of output level, and high current efficiency.
2.Circuit Design
The proposed level-keeper has two feed-back paths, via P 1 and P 2 as shown in Fig. 2 . The path P 1 reduces the output impedance R out as follows,
where R 0 is the output-impedance without feed-back, G m is the open loop conductance. Adding a second path P 2 , the current Ip 2 to the node Q suppresses the pull-down current (Idown), when input level V R is high. As a result, the output tunable range becomes larger. In the design, we employ a 0.18-um vertical MOSFETs (shown in Fig. 3(a) ) to reduce the drain-source voltages of the stacked MOSFETs. Figure 3 (b) and (c) show the measured characteristics of the vertical and planar MOSFETs [4] . The vertical MOSFET is independent of the back-bias, which is a strong advantage for a low voltage circuit design over planar one.
Simulation Results and Discussion
The output level V out tracking abilities on the reference level V R of conventional and proposed level-keepers are presented in Fig. 4 . For comparison, we define the tunable range of the level output, V O-Range as V out , of which V out tracking error on V R within ±5%. We also set the dimension of the vertical and planar MOSFET equally in our circuits. The proposed circuit with vertical MOSFETs shows the widest tunable range (V O-Range =1.2V) among the level-keepers, which is 4.7 times wider than that of the conventional (planar) one. Using the second feed-back path P 2 , the tunable range is improved. It is worth noting that the tracking ability of VDC is better than the level-keepers, although the current efficiency is lower. Figure 5 shows the relations between the output current I out and the output level V out . The conventional level-keeper has no region of low output-impedance. The output-impedances of both the proposed level-keepers are low enough. Figure 6 shows the current drivability of two level-keepers designed with planar MOSFET and vertical MOSFET. We define the effective range of the current output I O-Range as the I out , in which V out tracking error within ±5%. The range I O-Range becomes narrow, if V R changes. In V R changing from 1.0V to 1.4V, the effective ranges of the level-keepers are respectively depicted as A (planar) and B (vertical). The range of the circuit with vertical MOSFET is 1.4 times wider than that of planar one. The current efficiency comparison between the proposed (vertical) and VDC are shown in Fig. 7 . The efficiency of the proposed level-keeper with vertical is 67% at the 1.2-V output with 1-kΩ load and 2.4-V VDD. Because the vertical MOSFET has no back-bias effect, the efficiency is 6% lower than planar-type, however it is still two times higher than that of the traditional VDCs.
The combination of the traditional VDC and the proposed level-keeper with vertical MOSFET is shown in Fig.  8 . This combination provides wider range of the output level, keeping high current efficiency (Fig. 9) . The tunable-range V O-Range of 54% in VDD is achieved. The achieved range is five times larger than that of the conventional level-keepers with planar. The performance comparison of the level-keepers is summarized in Table 1 .
Conclusions
A low output-impedance level-keeper is proposed. The design with vertical MOSFETs shows the wide tunable range with 4.7 times wider than conventional level-keepers, and high current-efficiency with two times larger than that of VDCs. The combination of the VDC and the proposed level-keeper with vertical MOSFETs shows the wider tunable range of the output level, which is five times larger than that of the conventional design. 
